10 May 2005 Identifying sources of overlay error in FinFET technology
Author Affiliations +
In recent years as transistor gate lengths are driven to 50nm and below, several new advanced transistor architectures have been introduced. These transistor structures require the use of distinctly different materials and process technology, each of which imposes new challenges. In the early development phase of our FinFET technology, which utilizes Silicon On Insulator (SOI), very large overlay errors were observed. These overlay errors could be as much as ten times larger than the overlay capability of the state of the art exposure tools used. Traditionally when analyzing such overlay errors we characterize the systematic or correctable components and the residual errors. The modeling of these overlay errors in terms of grid and intrafield components is well understood and provides an extremely effective means of detecting registration errors associated with the exposure tools. Nevertheless, when large overlay errors are observed, the tendency remains to suspect that the exposure tool is the cause of the overlay errors. In these situations alignment often and very quickly becomes the focus of attention. By using experimental splits and appropriate analysis techniques, we were able to identify the specific process steps and equipment responsible. This allowed those process steps to be replaced by alternative integration strategies, before the technology was finalized. By detection of these errors early in the development phase and by working closely with integration, a well characterized process, eliminating FinFET material and process induced overlay errors can be achieved. In this paper we report on the methodology used and show that overlay performance can be achieved consistent with the capabilities of the state of the art exposure tools used.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
David Laidler, David Laidler, } "Identifying sources of overlay error in FinFET technology", Proc. SPIE 5752, Metrology, Inspection, and Process Control for Microlithography XIX, (10 May 2005); doi: 10.1117/12.598746; https://doi.org/10.1117/12.598746


Nanotechnologies in semiconductor electronics
Proceedings of SPIE (July 29 2002)
In-line LOCOS active width characterization using surface SEM
Proceedings of SPIE (September 15 1995)
Knowledge-based APC methodology for overlay control
Proceedings of SPIE (July 01 2003)
Evaluating diffraction-based overlay
Proceedings of SPIE (April 05 2012)
Prevention of auto-doping-induced threshold voltage shifts
Proceedings of SPIE (September 22 1995)

Back to Top