10 May 2005 Study of segmented overlay mark fidelity based on electrical property of device
Author Affiliations +
Abstract
Pattern placement error (PPE) of device pattern and overlay mark does not necessarily coincide. So it is important to measure PPE of device pattern accurately for optimizing overlay mark design. But it has been hard. To resolve this problem a new method has been developed. As a device pattern via chain pattern is used that consists of 1st metal, via, and 2nd metal layers. The electrical resistance is almost determined by the contact area of metal and via which depend on their mutual overlay. Since the resistance is inversely proportional to the contact area, the resistance changes sharply as the overlay error becomes large. With the characteristic the fine measurement accuracy of about 1nm has been gotten. We evaluate the relation of PPE between the device pattern and various types of overlay marks such as box in box mark and device size-segmented mark on 65nm node Cu interconnect. As a result, it has been confirmed that the device size-segmented mark most represents the PPE of device pattern at various aberrations.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Akiyuki Minami, Akiyuki Minami, Sachiko Yabe, Sachiko Yabe, Takashi Nasuno, Takashi Nasuno, Yoshihisa Matsubara, Yoshihisa Matsubara, Koichiro Tsujita, Koichiro Tsujita, } "Study of segmented overlay mark fidelity based on electrical property of device", Proc. SPIE 5752, Metrology, Inspection, and Process Control for Microlithography XIX, (10 May 2005); doi: 10.1117/12.598654; https://doi.org/10.1117/12.598654
PROCEEDINGS
12 PAGES


SHARE
Back to Top