Translator Disclaimer
Paper
12 May 2005 Applications of CPL mask technology for sub-65nm gate imaging
Author Affiliations +
Abstract
The requirements for critical dimension control on gate layer for high performance products are increasingly demanding. Phase shift techniques provide aerial image enhancement, which can translate into improved process window performance and greater critical dimension (CD) control if properly applied. Unfortunately, the application of hard shifter technology to production requires significant effort in layout and optical proximity correction (OPC) application. Chromeless Phase Lithography (CPL) has several advantages over complementary phase mask (c:PSM) such as use of a single mask, and lack of phase placement 'coloring' conflicts and phase imbalance issues. CPL does have implementation issues that must be resolved before it can be used in full-scale production. CPL mask designs can be approached by separating features into three zones based on several parameters, including size relative to the lithographic resolution of the stepper lens, wavelength, and illumination conditions defined. Features are placed into buckets for different treatment zones. Zone 1 features are constructed with 100% transmission phase shifted structures and Zone 3 features are chrome (binary) structures. Features that fall into Zone 2, which are too wide to be defined using the 100% transmission of pure CPL (i.e. have negative mask error factor, MEEF) are the most troublesome and can be approached in several ways. The authors have investigated the application of zebra structures of various sizes to product type layouts. Previous work to investigate CPL using test structures set the groundwork for the more difficult task of applying CPL rules to actual random logic design layouts, which include many zone transitions. Mask making limitations have been identified that play a role in the zebra sizing that can be applied to Zone 2 features. The elimination of Zone 2 regions was also investigated in an effort to simplify the application of CPL and improve manufacturability of reticle through data enhancements.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Lloyd C. Litt, Will Conley, Wei Wu, Richie Peters, Colita Parker, Jonathan Cobb, Bryan S. Kasprowicz, Doug van den Broeke, J. C. Park, and Ramkumar Karur-Shanmugam "Applications of CPL mask technology for sub-65nm gate imaging", Proc. SPIE 5754, Optical Microlithography XVIII, (12 May 2005); https://doi.org/10.1117/12.600912
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Cost-effective strategies for ASIC masks
Proceedings of SPIE (July 02 2003)
New approach to optical proximity correction
Proceedings of SPIE (December 18 1998)
Mask quality assurance from a user's perspective
Proceedings of SPIE (January 01 1994)
Multichip reticle approach for OPC model verification
Proceedings of SPIE (December 17 2003)
SEMATECH J111 project: OPC validation
Proceedings of SPIE (June 29 1998)

Back to Top