Translator Disclaimer
12 May 2005 Lithography enabling for the 65 nm node gate layer patterning with alternating PSM
Author Affiliations +
This paper presents the application of double exposure alternating phase shift mask (APSM) lithography to the 65nm node gate layer. An integrated approach involving optimization of the layout design rules, APSM synthesis, Optical Proximity Correction (OPC), mask manufacturing process, and wafer patterning process has been employed to scale gate layer critical dimensions from the 90nm node to the 65 nm node with no loss in focus or exposure process window. The paper focuses on some of challenges for achieving a production-worthy APSM solution, including discussions of APSM flow development along with aspects of OPC model calibration, OPC performance, CD control, and OPC validation. Patterning results from the application of APSM to the gate level of a state-of-the-art 65nm node random logic technology are presented.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Alexander Tritchkov, Seongtae Jeong, and Christopher Kenyon "Lithography enabling for the 65 nm node gate layer patterning with alternating PSM", Proc. SPIE 5754, Optical Microlithography XVIII, (12 May 2005);

Back to Top