Paper
5 May 2005 New OPC methods to increase process margin for sub-70nm devices
Ji-Suk Hong, Dong-Hyun Kim, Sang-Wook Kim, Moon-Hyun Yoo, Jeong-Taek Kong
Author Affiliations +
Abstract
Current model-based OPC methods are targeting the critical dimension and the fidelity of the design layout. These methods cannot suitably consider the process margin and reveal several problems below 70nm design layout with the low k1 process factor. Although litho-friendly layout methods have been introduced to improve the photolithography process margin, designing perfect litho-friendly layout is difficult because of the designer’s lacking of knowledge about the process and the relationship between the layers. Thus we have developed new OPC methods to increase the process margin for sub-70nm process. In this paper we propose new methods to generate the OPC-friendly layout from the original design by 1) rule-based retargeting, 2) model-based retargeting using NILS values, and 3) model-based retargeting by MEEF values. In addition, we have evaluated the post-processing treatment by NILS or MEEF values after the model-based OPC. The proposed OPC methods are effective for the memory bit line layer and metal layers, which are composed of the complicated 2-dimensional configuration and also have the advantage to compensate the model inaccuracy for the layout having non-periodic pattern structure. While the rule-based retargeting method requires high engineering cost to optimize the retargeting rule, the model-based retargeting method can be easily implemented into the conventional OPC process and do not need the extraction process of the retargeting rule which is not simple for the 2-dimensional patterns. Applying the model-based retargeting we could increase the DOF margin by 50% compared to the normal OPC method for sub-70nm memory device with ArF lithography. It is more effective to use these retargeting methods from the defocused OPC models.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ji-Suk Hong, Dong-Hyun Kim, Sang-Wook Kim, Moon-Hyun Yoo, and Jeong-Taek Kong "New OPC methods to increase process margin for sub-70nm devices", Proc. SPIE 5756, Design and Process Integration for Microelectronic Manufacturing III, (5 May 2005); https://doi.org/10.1117/12.600231
Lens.org Logo
CITATIONS
Cited by 4 scholarly publications and 1 patent.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Optical proximity correction

Model-based design

Lithography

Optical lithography

Nanoimprint lithography

Process modeling

Data modeling

RELATED CONTENT

A novel full chip process window OPC based on matrix...
Proceedings of SPIE (March 15 2016)
Controlling defocus impact on OPC performance
Proceedings of SPIE (August 28 2003)
Model-based OPC for first-generation 193-nm lithography
Proceedings of SPIE (September 14 2001)
A novel methodology for model-based OPC verification
Proceedings of SPIE (March 24 2008)
OPC modeling by genetic algorithm
Proceedings of SPIE (May 12 2005)
Model-based mask verification
Proceedings of SPIE (November 01 2007)
SEM-contour based mask modeling
Proceedings of SPIE (March 07 2008)

Back to Top