16 May 2005 Post-CMOS chip-level processing for high-aspect-ratio microprobe fabrication utilizing pulse plating
Author Affiliations +
Abstract
A post-CMOS process for chip-level monolithic integration has been developed. A metal probe array for recording neural signals is utilized as a test vehicle to realize the integration process. This probe array is fabricated on a 2 mm x 2 mm chip containing eight ultra-low power CMOS operational amplifiers. A LIGA-like process is employed utilizing UV lithography on SU-8 photoresist and pulse electroplating technique. Pulse plating significantly reduces stress in the deposited material. The post-CMOS fabrication process is utilized to fabricate 70 μm high probes having different aspect-ratios that are monolithically integrated on the CMOS chip.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tinghui Xin, Tinghui Xin, Pratul K. Ajmera, Pratul K. Ajmera, Chuang Zhang, Chuang Zhang, Ashok Srivastava, Ashok Srivastava, } "Post-CMOS chip-level processing for high-aspect-ratio microprobe fabrication utilizing pulse plating", Proc. SPIE 5763, Smart Structures and Materials 2005: Smart Electronics, MEMS, BioMEMS, and Nanotechnology, (16 May 2005); doi: 10.1117/12.600128; https://doi.org/10.1117/12.600128
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

MEMS post-processing of MPW dies using BSOI carrier wafers
Proceedings of SPIE (February 26 2008)
High-aspect-ratio fine-line metallization
Proceedings of SPIE (August 31 1998)
Large diameter dual axis MEMS based mirror for laser beam...
Proceedings of SPIE (February 14 2011)
Fabrication of a full metal AFM probe and its applications...
Proceedings of SPIE (September 03 1999)
3D visualization tool for excimer laser micromachining
Proceedings of SPIE (March 16 2001)

Back to Top