Translator Disclaimer
30 June 2005 A continuous time low-pass sigma delta modulator implemented with transmission lines
Author Affiliations +
Proceedings Volume 5837, VLSI Circuits and Systems II; (2005)
Event: Microtechnologies for the New Millennium 2005, 2005, Sevilla, Spain
This work presents a prototype low pass continuous time sigma delta modulator which uses transmission lines in its loop filter rather than capacitive integrators. As has been shown in prior theoretical work, such a structure allows to desensitize the modulator against clock jitter and excess loop delay. The parameters of the analog components of this design are independent of the sampling clock, as long as the clock frequency has to fit only with the length of the external transmission lines. The prototype single-bit modulator was designed for an oversampling ratio of 128. When the modulator is clocked at 53.7MHz achieves a peak SNR of 67 dB. In an experiment with an excessive clock jitter of 1% of the clock period and a test tone of -10dBfs is applied, the SNDR is degraded by only 5dB compared to the case without jitter.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
L. Hernandez, P. Rombouts, E. Prefasi, S. Paton, M. Garcia, and C. Lopez "A continuous time low-pass sigma delta modulator implemented with transmission lines", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005);

Back to Top