30 June 2005 A simple 3.8-mW 300-MHz 4-bit flash analog-to-digital converter
Author Affiliations +
Abstract
This paper presents a fully differential comparator that can be used in a N bit Flash A/D converter as continuous-time sigma-delta modulator quantizer. The comparator is an extension of the dynamic comparator presented by Lewis and Gray, resulting in a 4 bit A/D. Its main advantages are : compact architecture based on MOS transistor only, without any passive components such as resistance ladder or switch capacitance, fully differential input and output voltages, operating at very low voltage. Using this comparator, a 4 bit flash A/D converter has been designed in a 0.13μm CMOS technology, under 1.2V supply voltage. It operates at 300Msample/s, suitable for over sampled data converter. The simulation shows a 3.8mW power consumption for the whole ADC.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Laurent de Lamarre, Laurent de Lamarre, Marie-Minerve Louerat, Marie-Minerve Louerat, Andreas Kaiser, Andreas Kaiser, } "A simple 3.8-mW 300-MHz 4-bit flash analog-to-digital converter", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); doi: 10.1117/12.608343; https://doi.org/10.1117/12.608343
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Potential of rf Si-MOS LSI technology
Proceedings of SPIE (August 26 1997)
Multilevel qualitative reasoning in CMOS circuit analysis
Proceedings of SPIE (February 28 1991)
Low frequency noise in SOI transistors
Proceedings of SPIE (May 22 2005)
A highly linear fast-settling envelope detector
Proceedings of SPIE (May 09 2007)
New current-controlled very high value floating CMOS resistor
Proceedings of SPIE (November 20 2001)

Back to Top