30 June 2005 Simulation-based low-level optimization tool for analog integrated circuits
Author Affiliations +
Abstract
In this paper, a tool based on free software to perform low level optimization on analog designs is presented. Nowadays, the use of design automation tools for microelectronic circuits design is extending from digital to analog circuits, due in part to the fact that although the analog part of a mixed signal ASIC takes only the 10% of the silicon area, it represents almost 90% of the whole design time. For analog circuits, design process can be divided in two major tasks: topology selection and device sizing. The tool here presented consists on a simulation based optmizh is used to perform automatic low level analog circuit sizing. The tool is composed of three modules: a layout generator, which includes a parasitic extractor, an alaog circuit simulator and a circuit optimizer. The two first modules are respectively Magic and Spice from Berkeley, while the third one, the optimizer, has been developed to evaluate dc, ac, and transient sensitivity simulations performed by Spice and make corrections on the layout sizing. Optimization process starts with a certain topology and standard sized devices, which is then extracted by Magic and simulated by Spice. Performance is evaluated and a sizing correction is proposed. These simulation and corrections are done on an iterative loop until circuit performance reaches design parameters. The tool is demonstrated with an example of a simple analog subcircuit optimization, where parameters like silicon area or power dissipation are optimized, while the circuit keeps on design parameters.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gines Domenech-Asensi, Jose Alejandro Lopez-Alcantud, Ramon Ruiz Merino, "Simulation-based low-level optimization tool for analog integrated circuits", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); doi: 10.1117/12.608724; https://doi.org/10.1117/12.608724
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Optimization of integrated circuit technology
Proceedings of SPIE (February 01 2001)
Review of field-programmable analog arrays
Proceedings of SPIE (October 21 1996)
CMOS/SOS LSI For Real-Time Signal Processing
Proceedings of SPIE (September 21 1979)
Mixed-signal CNN array chips for image processing
Proceedings of SPIE (December 19 1996)

Back to Top