Translator Disclaimer
30 June 2005 Single poly PMOS-based CMOS-compatible low voltage OTP
Author Affiliations +
Abstract
A PMOS-based non-volatile memory cell fully compatible with standard CMOS fabrication processes is presented. It consists of a PMOS access transistor in series with a PMOS transistor whose gate is left floating. The cell configuration eliminates the requirement of a control gate, and therefore can be fabricated without using double poly gates. The cell saves area compared to other single poly non-volatile memory cells based on CMOS approaches, which require both NMOS and PMOS transistors. It also avoids the risk of latch-up. The cells were fabricated using a 350nm standard CMOS process. The programming mechanism of the cell is hot electron injection. The programming operation can be performed at programming voltages as low as |Vds|=4.5V. The cell can be used as a low voltage OTP and provides a very cheap alternative to integrate OTPs in CMOS ICs without any modification of the fabrication process.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Paola Vega-Castillo and Wolfgang H. Krautschneider "Single poly PMOS-based CMOS-compatible low voltage OTP", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); https://doi.org/10.1117/12.607964
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Shadowing of lightly doped drain implants due to gate etch...
Proceedings of SPIE (September 12 1996)
Current transport in charge injection devices
Proceedings of SPIE (January 31 1991)
Mechanism for QBD failure in poly gates
Proceedings of SPIE (September 02 1998)
Highly manufacturable capacitor-less 1T-DRAM concept
Proceedings of SPIE (July 11 2002)

Back to Top