30 June 2005 Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
Author Affiliations +
Abstract
In this paper we present the VLSI architecture for the buffer for tier-I of EBCOT encoder of JPEG2000. The buffer allows the integration of bit plane coder and arithmetic coder module employing concurrent symbol processing technique. The buffer architecture is optimized by exploiting the natural image statistics to optimally choose the buffer length parameter. The overall architecture is implemented using Altera FPGA and experimental results show a savings of 59% in the hardware cost with minimal reduction in the overall throughput.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Amit Kumar Gupta, Amit Kumar Gupta, Saeid Nooshabadi, Saeid Nooshabadi, Juan Montiel-Nelson, Juan Montiel-Nelson, } "Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); doi: 10.1117/12.608585; https://doi.org/10.1117/12.608585
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Python based high-level synthesis compiler
Proceedings of SPIE (December 15 2014)
Statistical based MQ arithmetic coder
Proceedings of SPIE (January 09 2014)
RPython high-level synthesis
Proceedings of SPIE (September 27 2016)
Development environment for configurable computing
Proceedings of SPIE (October 07 1998)
A comparison between DSP and FPGA platforms for real time...
Proceedings of SPIE (February 04 2009)

Back to Top