Paper
30 June 2005 Technology mapping in library-free logic synthesis
Jingyue Xue, Dhamin Al-Khalili, Come N. Rozon
Author Affiliations +
Proceedings Volume 5837, VLSI Circuits and Systems II; (2005) https://doi.org/10.1117/12.608154
Event: Microtechnologies for the New Millennium 2005, 2005, Sevilla, Spain
Abstract
Library-free logic synthesis is an innovative approach that provides a fully customized design performance while avoiding the huge cost of developing and maintaining the extensive cell libraries. Its strength is coming from the use of a virtual library based on on-the-fly cell generation. However, the flexibility of the virtual library makes it impossible to exploit the existing methodologies that are based on the pre-characterized standard cell libraries. The authors developed a creative approach to map the design into customized CMOS complex gates using virtual library technique. This is a timing-driven process, which consists of four phases: logic transformation, logic partitioning, gate mapping and transistor re-ordering. The performance of CMOS complex gates and the logic path derived from the extracted transistor topology are used in guiding the synthesis process. The proposed mapping algorithm was used in combination with our topology-based performance estimation model to synthesize some of the MCNC91 benchmarks. The results show that our algorithm can achieve 42% improvement in area and 43% improvement in power compared to that same designs synthesized by Synposys' Design Analyzer.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jingyue Xue, Dhamin Al-Khalili, and Come N. Rozon "Technology mapping in library-free logic synthesis", Proc. SPIE 5837, VLSI Circuits and Systems II, (30 June 2005); https://doi.org/10.1117/12.608154
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Logic

Transistors

Molybdenum

Information technology

Absorption

Performance modeling

Statistical analysis

RELATED CONTENT

Simple opto-immittance converters
Proceedings of SPIE (December 12 2022)
Multilevel qualitative reasoning in CMOS circuit analysis
Proceedings of SPIE (March 01 1991)
Self-timed adder performance and area modeling
Proceedings of SPIE (October 26 2004)
Resizing methodology for CMOS analog circuits
Proceedings of SPIE (May 10 2007)

Back to Top