24 June 2005 A video compression platform on a pre-configurable MIMD/SIMD signal processor
Author Affiliations +
Proceedings Volume 5960, Visual Communications and Image Processing 2005; 596047 (2005) https://doi.org/10.1117/12.633194
Event: Visual Communications and Image Processing 2005, 2005, Beijing, China
Abstract
Video decoders have very demanding processing power and data bandwidth requirements, while power dissipation needs to be very low. This paper describes a new video processor platform, which is the first platform in the market capable of even handling high definition multi standard compliant video codec implementations on a fully programmable MIMD/SIMD processor. It can be configured to deliver the exact processing power needs required for a dedicated implementation, saving chip area size and minimizing power dissipation. It is therefore a suitable solution for all kinds of video codec applications, which differ considerably in their processing power needs. Low power design and minimal development and production costs are crucial for this implementation, asking for an optimized architecture, as presented in this paper.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gerald Krottendorfer, Gerald Krottendorfer, Rumman Syed, Rumman Syed, } "A video compression platform on a pre-configurable MIMD/SIMD signal processor", Proc. SPIE 5960, Visual Communications and Image Processing 2005, 596047 (24 June 2005); doi: 10.1117/12.633194; https://doi.org/10.1117/12.633194
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

UMDVP-controlled post-processing system for compressed video
Proceedings of SPIE (November 01 2004)
DSP-based hardware for real-time video coding
Proceedings of SPIE (April 29 1992)
System on chip architecture with media DSP and RISC core...
Proceedings of SPIE (February 09 2006)
Hardware-based JPEG2000 video coding system
Proceedings of SPIE (February 25 2007)

Back to Top