A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms

L. Hoppe; M. Förtsch; A. Loos; D. Fey; H. Zimmermann

doi:10.1117/12.625074

14 October 2005 A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms

L. Hoppe, M. Förtsch, A. Loos, D. Fey, H. Zimmermann

Proceedings Volume 5964, Detectors and Associated Signal Processing II; 59640D (2005) https://doi.org/10.1117/12.625074
Event: Optical Systems Design 2005, 2005, Jena, Germany

Abstract

We present a chip, which is suited for applications in data-communication areas as well as in image-processing applications. Through the combination of parallel signal gathering and processing, we save components and we can increase the processing rate. We think thereby on problems like pre processing in camera systems also called "intelligent sensor". The chip has a structure as follows. Every processor element contains an optical detector, a trans-impedance amplifier and a comparator. A digital logic is directly connected to these components. This logic realizes the programmable processing of the signals. Each processor element is connected to its four direct orthogonal neighbours within the processor array. The digital parts consist of a special processor. It realises simple hard-wired image algorithms. As an example for cooperation of the analogue and digital part we have implemented some morphologic operations. Our receiver consists of a 8×8 photodiode array. A data rate of 625 Mbit/s for an average optical power in the range of 25 µW to 500 µW is possible for a bit-error-rate of 10-9 per channel. Signal processing limits the frequency to 200 MHz for a processor element according to simulations. Using an image with a size of 6×6 according to parallel data transfer a data throughput of 7.2 GHz results.

Citation Download Citation

L. Hoppe, M. Förtsch, A. Loos, D. Fey, and H. Zimmermann "A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms", Proc. SPIE 5964, Detectors and Associated Signal Processing II, 59640D (14 October 2005); https://doi.org/10.1117/12.625074

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Signal processing

Logic

Sensors

Photodiodes

Image processing

Receivers

Array processing

Show All Keywords

Keywords/Phrases

Search In:

Publication Years