13 October 2005 Design of high-speed burst mode clock and data recovery IC for passive optical network
Author Affiliations +
Abstract
Design of a high bit rate burst mode clock and data recovery (BMCDR) circuit for gigabit passive optical networks (GPON) is described. A top-down design flow is established and some of the key issues related to the behavioural level modeling are addressed in consideration for the complexity of the BMCDR integrated circuit (IC). Precise implementation of Simulink behavioural model accounting for the saturation of frequency control voltage is therefore developed for the BMCDR, and the parameters of the circuit blocks can be readily adjusted and optimized based on the behavioural model. The newly designed BMCDR utilizes the 0.18um standard CMOS technology and is shown to be capable of operating at bit rate of 2.5Gbps, as well as the recovery time of one bit period in our simulation. The developed behaviour model is verified by comparing with the detailed circuit simulation.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Minhui Yan, Xiaobin Hong, Wei-Ping Huang, Jin Hong, "Design of high-speed burst mode clock and data recovery IC for passive optical network", Proc. SPIE 5970, Photonic Applications in Devices and Communication Systems, 59702W (13 October 2005); doi: 10.1117/12.628728; https://doi.org/10.1117/12.628728
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

A logarithmic low dark current CMOS pixel
Proceedings of SPIE (April 29 2016)
Resizing methodology for CMOS analog circuits
Proceedings of SPIE (May 10 2007)
Special simulator to study metastability
Proceedings of SPIE (August 23 2000)
A 6 18.5 GHz dynamic frequency divider in 0.25µm SOI...
Proceedings of SPIE (December 21 2007)

Back to Top