Paper
16 November 2005 Self-assembled porous silica/Cu damascene interconnects for 45nm node and beyond
T. Kikkawa, R. Yagi, S. Chikaki, M. Shimoyama, T. Ono, N. Fujii, K. Kohmura, H. Tanaka, T. Nakayama, A. Ishikawa, H. Matsuo, Y. Sonoda, N. Hata, Y. Seino, T. Yoshino, K. Kinoshita
Author Affiliations +
Abstract
A novel scalable low dielectric constant (low-k) film technology was developed by use of self-assembled porous silica. Non-periodic disordered porous silica film structure was formed on a Si wafer by spin-coating a precursor solution with micelles of surfactant and a silica oligomer. Polyoxyethylene-polyoxypropylene-polyoxyethylene (EOPOEO) triblock copolymers and tetraethyl orthosilicate (TEOS) were used as a surfactant and a silica oligomer, respectively. A novel tetramethylcyclotetrasiloxyane (TMCTS) vapor treatment process was developed to reinforce mechanical properties of the porous silica film and to recover process-induced damages. New copper (Cu) electroplating solution and post cleaning process of chemical mechanical polishing (CMP) were developed to improve leakage current characteristics and dielectric constant of the porous silica low-k film. Cu/porous silica low-k damascene structures were fabricated and their characteristics were investigated.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
T. Kikkawa, R. Yagi, S. Chikaki, M. Shimoyama, T. Ono, N. Fujii, K. Kohmura, H. Tanaka, T. Nakayama, A. Ishikawa, H. Matsuo, Y. Sonoda, N. Hata, Y. Seino, T. Yoshino, and K. Kinoshita "Self-assembled porous silica/Cu damascene interconnects for 45nm node and beyond", Proc. SPIE 6002, Nanofabrication: Technologies, Devices, and Applications II, 60020M (16 November 2005); https://doi.org/10.1117/12.632119
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Silica

Copper

Dielectrics

Chemical mechanical planarization

Electroplating

Plasma etching

Silicon

Back to Top