5 December 2005 Network architecture of storage extension next generation SONET/SDH-based and GFP interface design of SONET/SDH with FPGA
Author Affiliations +
Proceedings Volume 6022, Network Architectures, Management, and Applications III; 60223K (2005) https://doi.org/10.1117/12.635325
Event: Asia-Pacific Optical Communications, 2005, Shanghai, China
Abstract
As storage environments and storage area networks (SANs) grow, enterprises increasingly have the need to extend data transfers beyond the confines of the enterprise over longer distances such as metropolitan area networks (MANs) and wide area networks (WANs) for disaster-recovery and business-continuity applications. By using virtual concatenation (VCAT), link capacity adjustment scheme (LCAS) and generic frame procedure(GFP), Next generation SONET/SDH can move SCSI commands and block-level data over long distances in an efficient and cost-effective manner. This paper analyses the limitation of traditional SONET/SDH for storage services and the new characteristics of Next generation SONET/SDH. The design approach and steps of GFP interface based SOPC are proposed, furthermore the architecture of SAN extension based on Next generation SONET/SDH is presented.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Leihua Qin, Leihua Qin, Dong Zeng, Dong Zeng, Gang Liu, Gang Liu, Minghua Jiang, Minghua Jiang, } "Network architecture of storage extension next generation SONET/SDH-based and GFP interface design of SONET/SDH with FPGA", Proc. SPIE 6022, Network Architectures, Management, and Applications III, 60223K (5 December 2005); doi: 10.1117/12.635325; https://doi.org/10.1117/12.635325
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

Technologies for convergence in the metro network
Proceedings of SPIE (February 07 2005)
Common hardware-in-the-loop development
Proceedings of SPIE (April 22 2009)
Modeling and simulation of T-MPLS network
Proceedings of SPIE (November 18 2007)
Common hardware-in-the-loop development
Proceedings of SPIE (April 23 2010)

Back to Top