28 December 2005 Non-contact implant dose and energy metrology for advanced CMOS low-energy implants
Author Affiliations +
Ultra Shallow Junctions are required to successfully improve device performance with scaling to have a better threshold voltage control, improve transistor performance, reduce CHC (Channel Hot Carrier) degradation and reduce parasitic capacitance. All these play an increasingly critical role as we move on to the 45 nm node and beyond to provide the required ac and dc device performance for CMOS devices. In the low energy implant regime, four point probe based sheet resistivity measurement becomes highly unreliable as does silicon damage based metrology systems used currently for advanced process control and monitoring. A non-contact metrology method is investigated based on leakage and tunneling currents in a non-conductive film that contains the implanted dose. These shallow implants damage the non-conductive film causing leakage paths to the silicon substrate. The implant damage is proportional to the dose and energy of the implanted species. Furthermore implanting the non-conductive film causes the top layers of the film to become conductive thus changing the electrical oxide thickness of this film. Excellent correlation was found among the implanted dose, energy to the equivalent oxide thickness. Results from controlled experiments indicate that this method has potential for use in low energy implanter qualification and ultra large scale integration process control and monitoring.
© (2005) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Narendra Mehta, Narendra Mehta, Benjamin Moser, Benjamin Moser, Ajith Varghese, Ajith Varghese, Jon Holt, Jon Holt, } "Non-contact implant dose and energy metrology for advanced CMOS low-energy implants", Proc. SPIE 6037, Device and Process Technologies for Microelectronics, MEMS, and Photonics IV, 603703 (28 December 2005); doi: 10.1117/12.639875; https://doi.org/10.1117/12.639875


Bipolar transistor in VESTIC technology
Proceedings of SPIE (July 24 2013)
3D-ICs created using oblique processing
Proceedings of SPIE (March 20 2016)
Improvement of edge leakage in PBL-isolated SOI NMOSFETs
Proceedings of SPIE (August 26 1997)
The Impact of a High κ Gate Dielectric on a...
Proceedings of SPIE (October 14 2012)
Future memory technologies
Proceedings of SPIE (May 28 2009)
Analysis Of Doping Superlattices Grown By Si MBE
Proceedings of SPIE (August 17 1988)

Back to Top