15 February 2006 High-performance VLSI architecture for adaptive scaling
Author Affiliations +
Abstract
This paper introduces an adaptive approach for image scaling. In addition, we present an efficient VLSI architecture to implement the proposed algorithm in hardware. The proposed architecture is designed to address the real-time constrain for high performance consumer products. A case study for printer application is presented.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Philip P. Dang, Philip P. Dang, } "High-performance VLSI architecture for adaptive scaling", Proc. SPIE 6063, Real-Time Image Processing 2006, 60630C (15 February 2006); doi: 10.1117/12.651456; https://doi.org/10.1117/12.651456
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Process synchronous CCD-video digitizer
Proceedings of SPIE (October 29 1993)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (November 01 1989)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top