Translator Disclaimer
Paper
28 July 1986 Bit-Serial Architectures For Parallel Arrays
Author Affiliations +
Proceedings Volume 0614, Highly Parallel Signal Processing and Architectures; (1986) https://doi.org/10.1117/12.960499
Event: O-E/LASE'86 Symposium, 1986, Los Angeles, CA, United States
Abstract
We review the use of bit-serial circuit techniques for parallel machine architectures. We identify the key concept of functional parallelism and present some examples of its application, including its use in the FIRST silicon compiler. We introduce a new com-parison of LSB-first and MSB-first serial techniques, and find that the latter approach may have distinct advantages for more complex arithmetic functions (like divide and square root), and for a general floating-point element. Finally, we review the serial programmable array processors and find significant future potential as a general computing substrate.
© (1986) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
P. B. Denyer and S. G. Smith "Bit-Serial Architectures For Parallel Arrays", Proc. SPIE 0614, Highly Parallel Signal Processing and Architectures, (28 July 1986); https://doi.org/10.1117/12.960499
PROCEEDINGS
8 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Special Purpose Devices For Signal And Image Processing An...
Proceedings of SPIE (December 24 1980)
VLSI Processor Array For Adaptive Radar Applications
Proceedings of SPIE (November 28 1983)
High-Performance Parallel Processors
Proceedings of SPIE (December 08 1978)
A One Third Gigaflop Systolic Adaptive Beamformer
Proceedings of SPIE (January 04 1986)
Model of MPP system for primitive image understanding
Proceedings of SPIE (September 25 1998)

Back to Top