Modeling of non-uniform device geometries for post-lithography circuit analysis

Puneet Gupta; Andrew Kahng; Youngmin Kim; Saumil Shah; Dennis Sylvester

doi:10.1117/12.658087

14 March 2006 Modeling of non-uniform device geometries for post-lithography circuit analysis

Puneet Gupta, Andrew Kahng, Youngmin Kim, Saumil Shah, Dennis Sylvester

Proceedings Volume 6156, Design and Process Integration for Microelectronic Manufacturing IV; 61560U (2006) https://doi.org/10.1117/12.658087
Event: SPIE 31st International Symposium on Advanced Lithography, 2006, San Jose, California, United States

Abstract

Current ORC and LRC tools are not connected to design in any way. They are pure shape-based functions. A wafer-shape based power and performance signoff is desirable for RET validation as well as for "closest-to-silicon" analysis. The printed images (generated by lithography simulation) are not restricted to simple rectilinear geometries. There may be other sources of such irregularities such as Line Edge Roughness (LER). For instance, a silicon image of a transistor may not be a perfect rectangle as is assumed by all current circuit analysis tools. Existing tools and device models cannot handle complicated non-rectilinear geometries. In this paper, we present a novel technique to model non-uniform, non-rectilinear gates as equivalent perfect rectangle gates so that they can be analyzed by SPICE-like circuit analysis tools. The effect of threshold voltage variation along the width of the device is shown to be significant and is modeled accurately. Taking this effect into account, we find the current density at every point along the device and integrate it to obtain the total current. The current thus calculated is used to obtain the effective length for the equivalent rectangular device. We show that this method is much more accurate than previously proposed approaches which neglect the location dependence of the threshold voltage.

Citation Download Citation

Puneet Gupta, Andrew Kahng, Youngmin Kim, Saumil Shah, and Dennis Sylvester "Modeling of non-uniform device geometries for post-lithography circuit analysis", Proc. SPIE 6156, Design and Process Integration for Microelectronic Manufacturing IV, 61560U (14 March 2006); https://doi.org/10.1117/12.658087

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available