19 May 2006 Demonstration of a 5.12 GHz optoelectronics sampling circuit for analog-to-digital converters
Author Affiliations +
Abstract
In order to reduce the time jitter and increase the speed of the sampling circuits for Analog-to-Digital Converters (ADCs), optical techniques can be used since high speed optical pulses can be generated (in the order of GHz) with pulse width in the regime of femtoseconds. In this paper, we present an optoelectronic sampling circuit for an optical ADC with an aggregate 5.12 Gigasample/s and a time jitter of 80 fs. The RF signal to be sampled is connected to 8 sampling circuit in parallel. Each sampling channel consists of a reverse-biased photodiode that acts as a fast optoelectronic switch in series with a load resistor. A bias tee was used to couple the RF signal to be sampled, and the d.c. voltage to reverse bias the photodiodes. The DC offset RF signals was then connected to each channel and was sampled by actuating the photodiodes with a modelocked optical pulses having repetition rate of 640 MHz. A relative delay of 0.195 ns was set between the sampling clocks. Thus the sampling circuits sampled different phases of the RF. The outputs of the eight sampling circuits were multiplexed together to give an aggregate sampling rate of 5.12GSPS. Finally, a synchronizer trigger circuits was designed in order that all eight sampling circuits can be triggered for simultaneous measurement.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Carlos Villa, Carlos Villa, Patrick Kumavor, Patrick Kumavor, Bruce Burgess, Bruce Burgess, Eric Donkor, Eric Donkor, } "Demonstration of a 5.12 GHz optoelectronics sampling circuit for analog-to-digital converters", Proc. SPIE 6236, Signal and Data Processing of Small Targets 2006, 623607 (19 May 2006); doi: 10.1117/12.668902; https://doi.org/10.1117/12.668902
PROCEEDINGS
9 PAGES


SHARE
Back to Top