Design of Wallace tree multiplier and other components of a quantum ALU using reversible TSG gate

Himanshu Thapliyal; M. B. Srinivas

doi:10.1117/12.683126

31 May 2006 Design of Wallace tree multiplier and other components of a quantum ALU using reversible TSG gate

Himanshu Thapliyal, M. B. Srinivas

Proceedings Volume 6264, Quantum Informatics 2005; 62640H (2006) https://doi.org/10.1117/12.683126
Event: Quantum Informatics 2005, 2005, Moscow, Russian Federation

Abstract

This paper presents the design of a novel modified Wallace tree multiplier, using the reversible TSG gate proposed by the authors earlier. The novelty of the TSG gate is that it can also work singly as a reversible full adder. The TSG gate is also used in this paper to design various other reversible arithmetic and logical components that can be assembled to realize a primitive reversible/quantum ALU. It is also shown that these components are optimal, in terms of number of reversible gates and garbage outputs, compared to other designs existing in literature.

Citation Download Citation

Himanshu Thapliyal and M. B. Srinivas "Design of Wallace tree multiplier and other components of a quantum ALU using reversible TSG gate", Proc. SPIE 6264, Quantum Informatics 2005, 62640H (31 May 2006); https://doi.org/10.1117/12.683126

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available