31 May 2006 Design of Wallace tree multiplier and other components of a quantum ALU using reversible TSG gate
Author Affiliations +
Proceedings Volume 6264, Quantum Informatics 2005; 62640H (2006) https://doi.org/10.1117/12.683126
Event: Quantum Informatics 2005, 2005, Moscow, Russian Federation
This paper presents the design of a novel modified Wallace tree multiplier, using the reversible TSG gate proposed by the authors earlier. The novelty of the TSG gate is that it can also work singly as a reversible full adder. The TSG gate is also used in this paper to design various other reversible arithmetic and logical components that can be assembled to realize a primitive reversible/quantum ALU. It is also shown that these components are optimal, in terms of number of reversible gates and garbage outputs, compared to other designs existing in literature.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Himanshu Thapliyal, Himanshu Thapliyal, M. B. Srinivas, M. B. Srinivas, } "Design of Wallace tree multiplier and other components of a quantum ALU using reversible TSG gate", Proc. SPIE 6264, Quantum Informatics 2005, 62640H (31 May 2006); doi: 10.1117/12.683126; https://doi.org/10.1117/12.683126


A quantum Fredkin gate (Conference Presentation)
Proceedings of SPIE (January 01 1900)
Nonclassical logics for quantum computations
Proceedings of SPIE (July 01 1997)
Quantum computing with trapped ions
Proceedings of SPIE (May 15 1998)
Dephasing of charge qubits in the presence of charge traps
Proceedings of SPIE (February 23 2005)
Hamiltonians for quantum computing
Proceedings of SPIE (July 01 1997)
Feasibility study of the spin wave quantum network
Proceedings of SPIE (June 11 2003)

Back to Top