7 September 2006 Improvement of pipelines implementations in FPGA designs
Author Affiliations +
System architecture has a significant impact on software performance. In this manuscript, a method to increase the performance of the microprocessors and FPGA based systems using pipeline processing, is presented. An improved implementation using this concept, for image and display processing, providing real time vision applications, is described.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Nonel Thirer, Nonel Thirer, Yitzhak David, Yitzhak David, I. Baal Zedaka, I. Baal Zedaka, Uzi Efron, Uzi Efron, } "Improvement of pipelines implementations in FPGA designs", Proc. SPIE 6294, Infrared and Photoelectronic Imagers and Detector Devices II, 62940T (7 September 2006); doi: 10.1117/12.678445; https://doi.org/10.1117/12.678445


Real time image processing system
Proceedings of SPIE (February 19 2008)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 30 2002)
Design of 300 frames per second 16 port CCD video...
Proceedings of SPIE (August 18 2011)
Considerations concerning an image transceiver system design
Proceedings of SPIE (September 12 2007)

Back to Top