Translator Disclaimer
7 September 2006 Improvement of pipelines implementations in FPGA designs
Author Affiliations +
Abstract
System architecture has a significant impact on software performance. In this manuscript, a method to increase the performance of the microprocessors and FPGA based systems using pipeline processing, is presented. An improved implementation using this concept, for image and display processing, providing real time vision applications, is described.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Nonel Thirer, Yitzhak David, I. Baal Zedaka, and Uzi Efron "Improvement of pipelines implementations in FPGA designs", Proc. SPIE 6294, Infrared and Photoelectronic Imagers and Detector Devices II, 62940T (7 September 2006); https://doi.org/10.1117/12.678445
PROCEEDINGS
7 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

The realization of network video monitoring system
Proceedings of SPIE (August 20 2013)
Real time image processing system
Proceedings of SPIE (February 18 2008)
The sequence measurement system of the IR camera
Proceedings of SPIE (September 08 2011)
High-speed DSP low-light-level video processing system
Proceedings of SPIE (August 29 2002)
Considerations concerning an image transceiver system design
Proceedings of SPIE (September 11 2007)

Back to Top