1 September 2006 Hardware implementation and characterization of a low density parity check (LDPC) decoder
Author Affiliations +
Abstract
The hardware implementation of a low complexity Low Density Parity Check (LDPC) decoder is described. The design of the LDPC decoder optimized on minimizing the amount of hardware resources necessary for implementation. In addition to implementation details, design tradeoffs considered in the development of the LDPC decoder are discussed. The intended application of the LDPC decoder is a nonlinear satellite communications channel. The nonlinearities and communications signal perturbations include Additive White Gaussian Noise (AWGN), phase noise, phase imbalance, and a model satellite high power amplifier nonlinearity. The LDPC decoder performance is then characterized in the satellite channel.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ryan Shoup, Ryan Shoup, } "Hardware implementation and characterization of a low density parity check (LDPC) decoder", Proc. SPIE 6300, Satellite Data Compression, Communications, and Archiving II, 63000E (1 September 2006); doi: 10.1117/12.682607; https://doi.org/10.1117/12.682607
PROCEEDINGS
8 PAGES


SHARE
Back to Top