20 October 2006 Application challenges with double patterning technology (DPT) beyond 45 nm
Author Affiliations +
Abstract
Double patterning technology (DPT) is a promising technique that bridges the anticipated technology gap from the use of 193nm immersion to EUV for the half-pitch device node beyond 45nm. The intended mask pattern is formed by two independent patterning steps. Using DPT, there is no optical imaging correlation between the two separate patterning steps except for the impact from mask overlay. In each of the single exposure step, we can relax the dense design pattern pitches by decomposing them into two half-dense ones. This allows a higher k1 imaging factor for each patterning step. With combined patterns, we can achieve overall k1 factor that exceeds the conventional Rayleigh resolution limit. This paper addresses DPT application challenges with respect to both mask error factor (MEF) and 2D patterning. In our simulations using DPT with relaxed feature pitch for each exposure step, the MEF for the line/space is fairly manageable for 32nm half-pitch and below. The real challenge for the 32nm half-pitch and below with DPT is how to deal with the printing of small 2D features resulting from the many cutting sites due to feature decomposition. Each split of a dense pattern generates two difficult-to-print line-end type features with dimension less than one-fifth or one-sixth of ArF wavelength. Worse, the proximity environment of the 2D cut features can then become quite complex. How to stitch them correctly back to the original target requires careful attention. Applying target bias can improve the printing performance in general. But using a model-based stitching error correction method seems to be a preferred solution.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jungchul Park, Jungchul Park, Stephen Hsu, Stephen Hsu, Douglas Van Den Broeke, Douglas Van Den Broeke, J. Fung Chen, J. Fung Chen, Mircea Dusa, Mircea Dusa, Robert Socha, Robert Socha, Jo Finders, Jo Finders, Bert Vleeming, Bert Vleeming, Anton van Oosten, Anton van Oosten, Peter Nikolsky, Peter Nikolsky, Vincent Wiaux, Vincent Wiaux, Eric Hendrickx, Eric Hendrickx, Joost Bekaert, Joost Bekaert, Geert Vandenberghe, Geert Vandenberghe, "Application challenges with double patterning technology (DPT) beyond 45 nm", Proc. SPIE 6349, Photomask Technology 2006, 634922 (20 October 2006); doi: 10.1117/12.692921; https://doi.org/10.1117/12.692921
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Double-patterning-friendly OPC
Proceedings of SPIE (March 16 2009)
A new OPC method for double patterning technology
Proceedings of SPIE (March 11 2008)
Paving the way to a full chip gate level double...
Proceedings of SPIE (October 29 2007)

Back to Top