6 November 2006 A new method of accelerated graph display in primary flight display based on FPGA
Author Affiliations +
With the development of avionic technology, there is the increasing amount of information to be displayed on Primary Flight Display (PFD) of the cockpit. Beside the higher requirement of accuracy, reliability and the real-time property of information should be met in some emergency situations. Therefore, it is rather important to make further improvement on speeding up graph generation and display. This paper, based on hardware acceleration, describes a designated method to satisfy the higher requirement of PFD for graph display. The new method is characterized with graphic layering double frame buffer alternation and graphic synthesis, which to a great extent, reduces the job of a processor and speeds up the graphic generation and display, hence solving the speed bottleneck in PFD graphic display.
© (2006) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Quancun Kong, Quancun Kong, Chenggui Li, Chenggui Li, Fengqing Zhang, Fengqing Zhang, "A new method of accelerated graph display in primary flight display based on FPGA", Proc. SPIE 6357, Sixth International Symposium on Instrumentation and Control Technology: Signal Analysis, Measurement Theory, Photo-Electronic Technology, and Artificial Intelligence, 635732 (6 November 2006); doi: 10.1117/12.717164; https://doi.org/10.1117/12.717164


The research of memory management in embedded system
Proceedings of SPIE (March 19 2013)
Color AMLCD displays for the EH-101 helicopter
Proceedings of SPIE (June 04 1995)
Turbo decoder core design for system development
Proceedings of SPIE (April 20 2003)
An LCD driver with on chip frame buffer and 3...
Proceedings of SPIE (January 27 2008)

Back to Top