5 January 2007 A data management layer for parallel matrix computation
Author Affiliations +
Abstract
Real-time signal processing and control applications are commonly expressed in terms of matrix or vector algorithms. This paper presents a novel decoupled architecture for these algorithms. The matrix data management layer (MDML) architecture presented separates data processing from data management. It implements functions for memory sequencing and inter-processor communications that are tuned for matrix applications. This separation allows greater flexibility in the choice of data processor to find a suitable trade-off in speed, core size, power consumption and functionality.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Adam Burdeniuk, Adam Burdeniuk, Kiet To, Kiet To, Cheng Chew Lim, Cheng Chew Lim, } "A data management layer for parallel matrix computation", Proc. SPIE 6414, Smart Structures, Devices, and Systems III, 641412 (5 January 2007); doi: 10.1117/12.695626; https://doi.org/10.1117/12.695626
PROCEEDINGS
10 PAGES


SHARE
Back to Top