21 February 2007 A 960-fps sub-sampling object extraction CMOS image sensor with 12-bit column parallel ADCs and ALUs
Author Affiliations +
Abstract
A CMOS image sensor with highly accurate object extraction pre-processing functions by 960-fps sub-sampling operation, 12-bit column parallel successive approximation ADCs and column parallel ALUs has been developed. The pixel is composed of four transistors type pixel which shares the source follower transistor and the pixel select transistor. The each ADC is composed of the noise and signal holding capacitance, the noise reduction circuit, the comparator and the small DAC that combined both the reference voltage ratios and capacitance ratios. In the ALU, the object categorization pre-processing is performed by the each macro block of 3 × 3 pixels which has a reference pixel and its neighboring eight pixels. The three image features which are the edge of object, the direction of edge-vector and the average of light-intensity of 3 × 3 pixels corresponded to each pixel are extracted by the ALUs. The image and the results of the object extraction pre-processing are outputted by every 60-fps. The image sensor was fabricated by 0.35-&mgr;m 2P3M technology. The pixel pitch is 5.3-&mgr;m, the number of pixels is 640H × 360V and the chip size is 4.9-mm square.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yuichi Motohashi, Yuichi Motohashi, Takashi Kubo, Takashi Kubo, Hiroaki Kanto, Hiroaki Kanto, Tomoyasu Tate, Tomoyasu Tate, Shigetoshi Sugawa, Shigetoshi Sugawa, "A 960-fps sub-sampling object extraction CMOS image sensor with 12-bit column parallel ADCs and ALUs", Proc. SPIE 6501, Sensors, Cameras, and Systems for Scientific/Industrial Applications VIII, 65010O (21 February 2007); doi: 10.1117/12.703405; https://doi.org/10.1117/12.703405
PROCEEDINGS
8 PAGES


SHARE
Back to Top