26 March 2007 Benefit of ArF immersion lithography in 55 nm logic device manufacturing
Author Affiliations +
Proceedings Volume 6520, Optical Microlithography XX; 652009 (2007); doi: 10.1117/12.711054
Event: SPIE Advanced Lithography, 2007, San Jose, California, United States
Abstract
In this paper we demonstrate the many benefits of using immersion lithography that go beyond depth of focus (DOF) improvement by comparing several key features of dry and immersion lithography. Immersion lithography improves critical dimension uniformity (CDU) as well as avoiding the necessity for strong resolution enhancement techniques (RET) as compared with dry lithography. Thus it is possible to significantly reduce the burden of optical proximity correction (OPC) work with immersion lithography. With respect to imaging, we studied the sensitivity of the lithographic performances to aberrations and light source spectral bandwidth E95 fluctuations to highlight the benefits of immersion lithography. The significant improvements that have been seen in the last year in overlay accuracy, defect control and focus & leveling accuracy have been considered to be challenges to the realization of immersion lithography in mass production. Now these challenges have been met for the manufacturing requirements of 55 nm logic devices. The achievements of immersion lithography include overlay accuracy within 10 nm on resist-to-resist wafers and within 20 nm on production wafers, fewer than 10 defects per wafer, and errors of less than 40 nm in focus & leveling on full wafers. We have established a top-coat resist process. In conclusion, immersion lithography is the most promising manufacturing solution for 55 nm node logic devices, providing advantages in CDU control, and equivalent overlay performance and focus & leveling accuracy to dry ArF, without an increased level of defects. NEC Electronics has completed development and preproduction of the 55 nm logic device "UX7LS" using immersion lithography and has established the lithography technology for mass production of the UX7LS this year.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Takayuki Uchiyama, Takao Tamura, Kazuyuki Yoshimochi, Paul Graupner, Hans Bakker, Eelco van Setten, Kenji Morisaki, "Benefit of ArF immersion lithography in 55 nm logic device manufacturing", Proc. SPIE 6520, Optical Microlithography XX, 652009 (26 March 2007); doi: 10.1117/12.711054; https://doi.org/10.1117/12.711054
PROCEEDINGS
10 PAGES


SHARE
KEYWORDS
Immersion lithography

Logic devices

Semiconducting wafers

Lithography

Monochromatic aberrations

Overlay metrology

Lithographic illumination

Back to Top