27 April 2007 System integration of the Utah electrode array using a biocompatible flip chip under bump metallization scheme
Author Affiliations +
The advent of micro and nanotechnologies along with integrated circuit technologies has led to many exciting solutions in medical field. One of the major applications of microsystems is microelectrodes interfacing neurons for large scale in vivo sensing, deep brain stimulation and recording. For biomedical microsystems, material selection is a challenge because biocompatibility has to be considered for implantable electronic devices. We are using flip chip bonding to integrate a signal processing IC to the Utah electrode array (UEA). Conventionally the flip chip process is used to bond a die to a substrate or interposer. In this work the electrical interconnects are made from the under bump metallization (UBM) on the UEA to the solder bumps on the IC. The UBM selection and reliability is one of the critical issues in the total reliability of a flip chip bumping and interconnection technology. The UBM was optimized to achieve improved interconnect strength, and its reliability was evaluated by conducting solder ball shear strength testing. The UBM reliability was tested with two solder metallurgies including AuSn and SnCu0.7. These solders are needed to allow two reflow processes to be used, an initial higher temperature (350 °C) and a second lower temperature process (250 °C).
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Rajmohan Bhandari, Rajmohan Bhandari, Sandeep Negi, Sandeep Negi, Loren Rieth, Loren Rieth, Michael Toepper, Michael Toepper, Sohee Kim, Sohee Kim, Matthias Klein, Matthias Klein, Hermann Oppermann, Hermann Oppermann, Richard A. Normann, Richard A. Normann, Florian Solzbacher, Florian Solzbacher, } "System integration of the Utah electrode array using a biocompatible flip chip under bump metallization scheme", Proc. SPIE 6525, Active and Passive Smart Structures and Integrated Systems 2007, 65251K (27 April 2007); doi: 10.1117/12.716102; https://doi.org/10.1117/12.716102

Back to Top