Paper
10 May 2007 Design of clock recovery circuits for optical clocking in DSM CMOS
Author Affiliations +
Proceedings Volume 6590, VLSI Circuits and Systems III; 65900F (2007) https://doi.org/10.1117/12.721646
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, Spain
Abstract
CMOS technology scaling especially in the sub-100 nm regime has made signaling in long global a challenge, resulting in a need for an improved interconnect technology. Optical signalling is a promising alternative to existing global interconnects and alleviates interconnect bottle-neck. This paper presents a design of a CMOS trans-impedance amplifier (TIA) that is intended for a truly CMOS compatible on-chip optical clock distribution system. This TIA employs replica biasing technique to achieve stability while maximizing its bandwidth and gain. The design was implemented in a 0.35μm CMOS process and is currently under probe testing. The simulation results show that the design achieved a bandwidth of 1GHz and gain of 128dB-Ω. Extensive Monte-Carlo simulations indicate the superior characteristics of stability under a variety of process and environmental variations.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Charles Thangaraj, Kevin Stephenson, Tom Chen, Kevin Lear, and Abdul Matheen Raza "Design of clock recovery circuits for optical clocking in DSM CMOS", Proc. SPIE 6590, VLSI Circuits and Systems III, 65900F (10 May 2007); https://doi.org/10.1117/12.721646
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Monte Carlo methods

Sensors

Optical clocks

Field effect transistors

Waveguides

Optical amplifiers

RELATED CONTENT


Back to Top