Paper
12 May 2007 DFM methodology for automatic layout hot spot removal
Tom Wong, Ravi Ravikumar
Author Affiliations +
Abstract
As technology migrates from 90nm to 65nm and 45nm, it is increasingly difficult to achieve fast yield ramp due to random defects, process variations, systematic yield problems and other limitations referred to as design-for-manufacturing (DFM) issues. At 90nm and finer process nodes, these problems often appear as layout hot spots. To avoid downstream yield and manufacturing problems relating to layout hot spots, it is imperative that the layout of library cells used in system-on-chip (SOC) designs are printable, OPC compliant, litho compliant, as insensitive as possible to process variations, and capable of achieving the high yield. It is not uncommon to have fifty thousand plus hot spots in a typical 65nm SOC device1. This paper describes a DFM methodology and a system for improving the quality of cell layouts, using physical layout optimization. This system takes into account actual foundry information, including defect data, fab-specific optical and litho settings, simple design rules and composite design rules. The automated layout optimization system analyzes a GDSII layout, determines the potential impact of failure and eliminates hot spots using 2-D physical layout optimization, resulting in an enhanced GDSII layout that is correct by construction and optimized for yield.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tom Wong and Ravi Ravikumar "DFM methodology for automatic layout hot spot removal", Proc. SPIE 6607, Photomask and Next-Generation Lithography Mask Technology XIV, 66070P (12 May 2007); https://doi.org/10.1117/12.728939
Lens.org Logo
CITATIONS
Cited by 3 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
System on a chip

Design for manufacturing

Failure analysis

Manufacturing

Critical dimension metrology

Optical proximity correction

Yield improvement

RELATED CONTENT

DfM requirements and ROI analysis for system-on-chip
Proceedings of SPIE (November 04 2005)
A new OPC method for double patterning technology
Proceedings of SPIE (March 12 2008)
Yield enhancement with DFM
Proceedings of SPIE (March 14 2012)

Back to Top