21 September 2007 ISA extensions for high-radix online floating-point addition
Author Affiliations +
Abstract
ISA extensions for DLX type architectures are proposed to perform high radix online floating point addition on fixed point units with extended feature sets. Online arithmetic allows most significant digit first computation of results, allowing overlapped execution of dependent operations and offers greater instruction scheduling opportunities than software implementations of conventional floating point addition. In this paper we seek an ISA formulation to find a middle ground between full hardware floating point addition units and software implementations strictly based on available ALU logic.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Pouya Dormiani, Pouya Dormiani, Miloš D. Ercegovac, Miloš D. Ercegovac, O. Colavin, O. Colavin, "ISA extensions for high-radix online floating-point addition", Proc. SPIE 6697, Advanced Signal Processing Algorithms, Architectures, and Implementations XVII, 66970T (21 September 2007); doi: 10.1117/12.734916; https://doi.org/10.1117/12.734916
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

Symmetric block encoder based on reversible circuits
Proceedings of SPIE (September 30 2018)
A fast intraprediction method for H.264 video coding
Proceedings of SPIE (November 18 2003)
Compression gain aspects of JPEG image compression
Proceedings of SPIE (May 18 1992)
All-zero block detection for H.264 intra prediction
Proceedings of SPIE (June 23 2005)
A Survey Of Floating-Point Arithmetic Implementations
Proceedings of SPIE (November 27 1983)

Back to Top