30 October 2007 Silicon-verified automatic DFM layout optimization: a calibration-lite model-based application to standard cells
Author Affiliations +
Abstract
DFM considerations have become an indispensable and integral part of advanced nanometer semiconductor product designs. Traditional first-generation DFM tools have focused on functional lithography hotspot detections. While useful, these tools offer designers few hints on the complex layout fixings and the intricate trade-off decisions required. With these limitations, DFM layout optimization has become a tedious and inconsistent design endeavor. In addition, the long and intense calibration cycle required for the traditional DFM models have hindered their effectiveness and timeliness. An automatic DFM layout optimization system that performs systematic multi-objective functional and parametric DFM optimizations at early design phase will be introduced. A calibration-lite methodology that has expedited the DFM model set-ups will be discussed along with the silicon validation test pattern designs. Finally, both simulation and silicon experiment results will be presented.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kuang-Kuo Lin, Ban P. Wong, Frank A. J. M. Driessen, Etsuya Morita, Simon Klaver, "Silicon-verified automatic DFM layout optimization: a calibration-lite model-based application to standard cells", Proc. SPIE 6730, Photomask Technology 2007, 67300X (30 October 2007); doi: 10.1117/12.747021; https://doi.org/10.1117/12.747021
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

Wafer sub layer impact in OPC ORC models for 2x...
Proceedings of SPIE (April 12 2013)
Accurate lithography analysis for yield prediction
Proceedings of SPIE (October 30 2007)
Model-based retarget for 45nm node and beyond
Proceedings of SPIE (March 16 2009)
A novel methodology for model-based OPC verification
Proceedings of SPIE (March 24 2008)

Back to Top