30 October 2007 Full-chip process window aware OPC capability assessment
Author Affiliations +
In the past technology generations, Optical Proximity Correction (OPC) has been applied using a model capturing the Optical proximity effects in a single focal plane. In the newer generations, this method is more and more difficult to maintain because of very small process windows in specific situations. These specific situations include 1D configurations (e.g. isolated small lines) but increasingly complex 2D configurations. In the more advanced technology nodes 2D configuration are starting to play a much bigger role. Process windows need to be preserved in all cases, and so this brings about another challenge for the OPC flow. The more traditional OPC approaches may result in un-acceptable small process window in such cases, whereas well characterized Process Window aware OPC (PW-OPC) can provide better results, with much less engineering interventions. In this paper the method of Process Window aware OPC is applied on special designed test structures and on a larger scale (full chip). Verifications and assessments are demonstrated and compared with alternatives. In the past OPC engineers have been pushing for more and more design constraints in order to allow the OPC flow to be successful. The PW-OPC approach is more adaptive compared with traditional single focal plane OPC, and can still converge to an acceptable solution in complicated (unforeseen) layout configurations, without the need to introduce complicated design constraints.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Lugg, Robert Lugg, Matt StJohn, Matt StJohn, Yunqiang Zhang, Yunqiang Zhang, Amy Yang, Amy Yang, Paul Van Adrichem, Paul Van Adrichem, } "Full-chip process window aware OPC capability assessment", Proc. SPIE 6730, Photomask Technology 2007, 67302U (30 October 2007); doi: 10.1117/12.746839; https://doi.org/10.1117/12.746839


EPE analysis of sub N10 BEoL flow with and without...
Proceedings of SPIE (March 27 2017)
Placing assist features in layout using a process model
Proceedings of SPIE (December 05 2004)
Application of layout DOE in RET flow
Proceedings of SPIE (March 03 2008)
Multivariable versus univariable APC
Proceedings of SPIE (April 28 2004)

Back to Top