Paper
28 December 2007 A SiGe 6 modulus prescaler for a 60 GHz frequency synthesizer
Author Affiliations +
Proceedings Volume 6798, Microelectronics: Design, Technology, and Packaging III; 67980E (2007) https://doi.org/10.1117/12.759762
Event: SPIE Microelectronics, MEMS, and Nanotechnology, 2007, Canberra, ACT, Australia
Abstract
A prescaler is widely used in frequency synthesizers in order to handle channel selection. The division ratio has to be chosen carefully to achieve the desired frequency. In this paper, we present a 6 modulus prescaler in a 0.18 μm SiGe BiCMOS technology. The prescaler is part of a 60 GHz frequency synthesizer. In addition, we present a frequency planning for the 60 GHz frequency synthesizer. The prescaler employs an integer-N architecture. The circuit has a programmable divider with a division ratio of 7 and 8 and two counters to control the division ratio. The programmable divider utilizes ECL circuits, while the counters utilise CMOS circuits. Therefore an ECL-to-CMOS converter is used to bridge these two kinds of circuits. Simulation results show that the prescaler operates up to 4 GHz from a 1.8 V supply voltage.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Noorfazila Kamal, Yingbo Zhu, Said F. Al-Sarawi, Neil H. E. Weste, and Derek Abbott "A SiGe 6 modulus prescaler for a 60 GHz frequency synthesizer", Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 67980E (28 December 2007); https://doi.org/10.1117/12.759762
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Transceivers

Multiplexers

Signal processing

Binary data

Clocks

RF communications

Bridges

RELATED CONTENT

Faster and smaller hardware implementation of XTR
Proceedings of SPIE (August 25 2006)
Power comparison of SRT and GST dividers
Proceedings of SPIE (October 02 1998)
Interleaved IIR filter on delta-sigma modulated signals
Proceedings of SPIE (October 22 1996)
Arithmetic processor design for the T9000 transputer
Proceedings of SPIE (December 01 1991)
Data path allocation for low power in high-level synthesis
Proceedings of SPIE (October 24 2000)
Implementation of a speculative Ling adder
Proceedings of SPIE (August 24 2009)

Back to Top