21 December 2007 A CAD tool for the automatic generation of synthesizable parallel prefix adders in VHDL
Author Affiliations +
Abstract
In this paper we present a CAD tool capable of generating a variety of parallel prefix adders described in the VHDL language. The VHDL code generated by the tool is synthesizable and the resulting adders can be used as design components in an automatic or semi-custom design flow. In its current version the tool is able to generate arbitrary bit-size prefix adders of the following types: Sklansky, Ladner-Fischer, Kogge-Stone, Han-Carlson, Brent-Kung and Knowles.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Konstantinos Vitoroulis, Konstantinos Vitoroulis, Tadeusz Obuchowicz, Tadeusz Obuchowicz, Asim J. Al-Khalili, Asim J. Al-Khalili, } "A CAD tool for the automatic generation of synthesizable parallel prefix adders in VHDL", Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 67980Q (21 December 2007); doi: 10.1117/12.759454; https://doi.org/10.1117/12.759454
PROCEEDINGS
12 PAGES


SHARE
Back to Top