You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
21 December 2007A 4-8GHz CMOS active balun using a compensated single-FET topology
A single-FET active balun has been developed with a phase imbalance of less than ±1.5° and amplitude imbalance less
than ±0.6dB from 4 to 8 GHz using 0.25μm silicon-on-sapphire CMOS. The source terminal of the transistor has been
compensated with a shunt capacitance to ground and increased value for the source resistance. The compensation
network has improved the phase imbalance by 29° at 8 GHz. The circuit dissipates 15mW and is 260×300μm including
AC coupling capacitors.
Leigh Milner
"A 4-8GHz CMOS active balun using a compensated single-FET topology", Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 679817 (21 December 2007); https://doi.org/10.1117/12.758878
The alert did not successfully save. Please try again later.
Leigh Milner, "A 4-8GHz CMOS active balun using a compensated single-FET topology," Proc. SPIE 6798, Microelectronics: Design, Technology, and Packaging III, 679817 (21 December 2007); https://doi.org/10.1117/12.758878