Translator Disclaimer
8 January 2008 Design and simulation of a 512×1 readout circuit for focal plane array
Author Affiliations +
Abstract
A CMOS 512×1 readout integrated circuit (ROIC) for an IR focal-plane-array (FPA) has been designed. The pixel pitch is 25um. The input stage is the capacitance trans-resistance amplifier (CTIA) and a correlated double sampling (CDS) circuit is included in each unit. In order to avoid the waste of the threshold voltage in the process of sampling, a matched CMOS sample switch was used in CDS. The simulation results show that, if the output voltage of the preamplifier decreases during the integration process, using pMOS source follower can achieve the maximal output swing. Since the 512 elements shared one output channel, the readout rate was limited due to the large capacitance at the output node. So an off-chip changeable resistance was chosen as the load of the source follower to balance the gain and speed. The timing diagram of the driving signals was presented and discussed. Finally, the simulation results are presented, using Cadence spectreS. The saturated differential output swing is 2.1V at 1MHz pixel readout rate, under the condition of 2.5V reference voltage and a 10k Ω load.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yaoqiao Li, Hui Zhu, Xue Li, Jieying Ding, and Jiaxiong Fang "Design and simulation of a 512×1 readout circuit for focal plane array", Proc. SPIE 6835, Infrared Materials, Devices, and Applications, 68350H (8 January 2008); https://doi.org/10.1117/12.757347
PROCEEDINGS
11 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

A 20MHz 15µm pitch 128x128 CTIA ROIC for InGaAs focal...
Proceedings of SPIE (November 10 2014)
Design of the small pixel pitch ROIC
Proceedings of SPIE (November 10 2014)
High performance BGMI circuit for VLWIR FPAs
Proceedings of SPIE (September 10 2013)
Analysis and simulation of a new kind of noise at...
Proceedings of SPIE (May 20 2014)
Analysis and design of a low noise ROIC for hybrid...
Proceedings of SPIE (September 08 2011)
Ultra low noise high frame rate ROIC for visible and...
Proceedings of SPIE (September 28 2004)

Back to Top