1 April 2008 Shaping gate channels for improved devices
Author Affiliations +
Abstract
With the increased need for low power applications, designers are being forced to employ circuit optimization methods that make tradeoffs between performance and power. In this paper, we propose a novel transistor-level optimization method. Instead of drawing the transistor channel as a perfect rectangle, this method involves reshaping the channel to create an optimized device that is superior in both delay and leakage to the original device. The method exploits the unequal drive and leakage current distributions across the transistor channel to find an optimal non-rectangular shape for the channel. In this work we apply this technique to circuit-level leakage reduction. By replacing every transistor in a circuit with its optimally shaped counterpart, we achieve 5% savings in leakage on average for a set of benchmark circuits, with no delay penalty. This improvement is achieved without any additional circuit optimization iterations, and is well suited to fit into existing design flows.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Puneet Gupta, Puneet Gupta, Andrew B. Kahng, Andrew B. Kahng, Youngmin Kim, Youngmin Kim, Saumil Shah, Saumil Shah, Dennis Sylvester, Dennis Sylvester, } "Shaping gate channels for improved devices", Proc. SPIE 6925, Design for Manufacturability through Design-Process Integration II, 69250I (1 April 2008); doi: 10.1117/12.772889; https://doi.org/10.1117/12.772889
PROCEEDINGS
8 PAGES


SHARE
Back to Top