19 March 2008 Impact of gate line edge roughness on double-gate FinFET performance variability
Author Affiliations +
Abstract
The impact of gate line edge roughness (LER) on the performance variability of 32nm double-gate (DG) FinFETs is investigated using a framework that links device performance to commonly used LER descriptors, namely correlation length (ξ), RMS amplitude or standard deviation (σ) of the line edge from its mean value, and roughness exponent (α). This modeling approach is more efficient than Monte-Carlo TCAD simulations, and provides comparable results with appropriately selected input parameters. The FinFET device architecture is found to be robust to gate LER effects. Additionally, a spacer-defined gate electrode provides for dramatically reduced variability in device performance compared to a resist-defined gate electrode, which indicates that gate-length mismatch contributes more to variability in performance than lateral offset between the front and the back gate.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kedar Patel, Tsu-Jae King Liu, Costas Spanos, "Impact of gate line edge roughness on double-gate FinFET performance variability", Proc. SPIE 6925, Design for Manufacturability through Design-Process Integration II, 69251I (19 March 2008); doi: 10.1117/12.773065; https://doi.org/10.1117/12.773065
PROCEEDINGS
10 PAGES


SHARE
Back to Top