Design And Vlsi Implementation Of An On-Line Algorithm

Dean M. Tullsen; Milos D. Ercegovac

doi:10.1117/12.976250

23 March 1986 Design And Vlsi Implementation Of An On-Line Algorithm

Dean M. Tullsen, Milos D. Ercegovac

Proceedings Volume 0698, Real-Time Signal Processing IX; (1986) https://doi.org/10.1117/12.976250
Event: 30th Annual Technical Symposium, 1986, San Diego, United States

Abstract

We present a design and its VLSI implementation of a radix-2 on-line algorithm for the basic function Y = AX + B in NMOS technology and discuss its area/time characteristics. The design uses internal pipelining to achieve a short step time of about three gate delays. The on-line delay is 5. The implementation is modular using a 150-transistor bit-slices. We also illustrate the use of the module in implementing a root solver for a polynomial equation.

Citation Download Citation

Dean M. Tullsen and Milos D. Ercegovac "Design And Vlsi Implementation Of An On-Line Algorithm", Proc. SPIE 0698, Real-Time Signal Processing IX, (23 March 1986); https://doi.org/10.1117/12.976250

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available