29 April 2008 Physically based simulation of fully depleted SOI MOS transistors at nanometer gate lengths
Author Affiliations +
Proceedings Volume 7025, Micro- and Nanoelectronics 2007; 70251J (2008) https://doi.org/10.1117/12.802504
Event: Micro- and Nanoelectronics 2007, 2007, Zvenigorod, Russian Federation
Abstract
Coupled process and device simulation has been applied to investigate the physical processes which determine the performance and scaling properties of fully depleted thin-silicon-body SOI based (FD-SOI) NMOS transistors at gate lengths of 40 nm and below. A comparison of simulation results with measurements of electrical characteristics of the FD-SOI NMOS transistors showed that the electrical performance of such transistors can only be reproduced by simulation, if contact resistances, ballistic electron transport, quantum mechanical depletion of the electrons near the gate dielectric, and mechanical stress are accounted for. The mechanical stress in thin-silicon-body SOI transistors is simulated as a result of two silicidation processes: the source/drain contact CoSi2 silicidation and NiSi gate silicidation. The resulting stress in the silicon channel at the end of processing is tensile along the gate length, non-uniform and reaches maximum values in excess of 1GPa. The simulations show that mechanical stress as well as the contact resistances increase for scaled FD-SOI transistors, therefore a careful optimization of mechanical stress and an engineering of contact resistances are mandatory for scaled FD-SOI devices.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
A. Burenkov, A. Burenkov, C. Kampen, C. Kampen, J. Lorenz, J. Lorenz, H. Ryssel, H. Ryssel, "Physically based simulation of fully depleted SOI MOS transistors at nanometer gate lengths", Proc. SPIE 7025, Micro- and Nanoelectronics 2007, 70251J (29 April 2008); doi: 10.1117/12.802504; https://doi.org/10.1117/12.802504
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

TCAD analysis of self heating effects in bulk silicon and...
Proceedings of SPIE (January 07 2013)
A logarithmic low dark current CMOS pixel
Proceedings of SPIE (April 28 2016)
Noise in Si/SiGe and Ge/SiGe MODFET
Proceedings of SPIE (May 24 2004)
III V HEMTs low noise devices for high frequency...
Proceedings of SPIE (May 11 2003)
New current-controlled very high value floating CMOS resistor
Proceedings of SPIE (November 20 2001)

Back to Top