Translator Disclaimer
13 October 2008 Design on DDR caching control with ping-pong operation for high-speed data acquisition system with PCI Express interface
Author Affiliations +
Abstract
Data caching is an indispensable part of high-speed data acquisition system, and it makes an important effect on coordinating the speed of data transfer and data processing. In the article, a data caching controller with ping-pong operation is designed after discussion on the features of data transmission with PCI Express interface. The controller's structure and principle is described, as well as the control logic. Additionally, the controller shows the idea of pipeline, where the command sending and data transfer control are separated on controlling the DDR controllers. The result indicates that the design could be widely used in the seamless caching and high-speed data process system. System efficiency will be improved, and the logic design will be simplified.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Xiaoying Zhu, Yong Zhang, and Nan Han "Design on DDR caching control with ping-pong operation for high-speed data acquisition system with PCI Express interface", Proc. SPIE 7129, Seventh International Symposium on Instrumentation and Control Technology: Optoelectronic Technology and Instruments, Control Theory and Automation, and Space Exploration, 712921 (13 October 2008); https://doi.org/10.1117/12.807448
PROCEEDINGS
5 PAGES


SHARE
Advertisement
Advertisement
Back to Top