Novel process proximity correction by the pattern-to-pattern matching method with DBM

Dae-Jin Park; Jinyoung Choi; Hyoungsoon Yune; Jaeseung Choi; Cheolkyun Kim; Bong-Ryoul Choi; Donggyu Yim

doi:10.1117/12.804660

4 December 2008 Novel process proximity correction by the pattern-to-pattern matching method with DBM

Dae-Jin Park, Jinyoung Choi, Hyoungsoon Yune, Jaeseung Choi, Cheolkyun Kim, Bong-Ryoul Choi, Donggyu Yim

Proceedings Volume 7140, Lithography Asia 2008; 71403K (2008) https://doi.org/10.1117/12.804660
Event: SPIE Lithography Asia - Taiwan, 2008, Taipei, Taiwan

Abstract

Recently, the dramatic acceleration in dimensional shrink of DRAM memory devices has been observed. For sub 60 nm memory device, we suggest the following method of optical proximity correction (OPC) to enhance the critical dimension uniformity (CDU). In order to enhance CD variation of each transistor, hundreds of thousand transistor CD data were used through design based metrology (DBM) system. In a traditional OPC modeling method, it is difficult to realize enhancement of CD variation on chip because of the limitation of OPC feedback data. Even though optical properties are surely understood from recent computational lithography models, there are so many abnormalities like mask effect, thermal effect from the wafer process, and etch bias variation of the etching process. Especially, etch bias is too complicate to predict since it is related to variations such as space among adjacent patterns, the density of neighboring patterns and so on. In this paper, process proximity correction (PPC) adopting the pattern to pattern matching method is used with huge amount of CD data from real wafer. This is the method which corrects CD bias with respect to each pattern by matching the same coordinates. New PPC method for enhancement of full chip CD variation is proposed which automatically corrects off-targeted feature by using full chip CD measurement data of DBM system. Thus, gate CDU of sub 60 nm node is reduced by using new PPC method. Analysis showed that our novel PPC method enhanced CD variation of full chip up to 20 percent.

Citation Download Citation

Dae-Jin Park, Jinyoung Choi, Hyoungsoon Yune, Jaeseung Choi, Cheolkyun Kim, Bong-Ryoul Choi, and Donggyu Yim "Novel process proximity correction by the pattern-to-pattern matching method with DBM", Proc. SPIE 7140, Lithography Asia 2008, 71403K (4 December 2008); https://doi.org/10.1117/12.804660

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
8 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Critical dimension metrology

Optical proximity correction

Transistors

Semiconducting wafers

Etching

Error analysis

Data modeling

Show All Keywords

Keywords/Phrases

Search In:

Publication Years