Translator Disclaimer
30 December 2008 High-performance bridge-style full adder structure
Author Affiliations +
Adders are the core element in arithmetic circuits like subtracters, multipliers, and dividers. Optimization of adders can be achieved at device, circuit, architectural, and algorithmic levels. In this paper we present a new optimize full adder circuit structure that provides an improved performance compared to standard and mirror types adder structures. The performance of this adder in terms of power, delay, energy, and yield are investigated. This paper also proposes a novel simulation setup for full adder cells that is suitable for analyzing full adder cells at the high frequency. The simulation results of this structure will take into account the process variations for a 90 nm CMOS process and present results based on post-layout simulation using Cadence and Synopsys tools.
© (2008) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Omid Kavehei, Said F. Al-Sarawi, Derek Abbott, and Keivan Navi "High-performance bridge-style full adder structure", Proc. SPIE 7268, Smart Structures, Devices, and Systems IV, 72680D (30 December 2008);


Contactless capacitive adiabatic logic
Proceedings of SPIE (August 30 2017)
Methodology for optimizing transistor performance
Proceedings of SPIE (August 26 1997)
On-the-fly reconfigurable logic
Proceedings of SPIE (February 27 2005)

Back to Top