16 March 2009 Pattern decomposition and process integration of self-aligned double patterning for 30nm node NAND FLASH process and beyond
Author Affiliations +
Proceedings Volume 7274, Optical Microlithography XXII; 72743E (2009); doi: 10.1117/12.814000
Event: SPIE Advanced Lithography, 2009, San Jose, California, United States
As IC manufacturing goes from 45nm to 30nm node half-pitch, the lithography process k1 factor will fall below 0.25 by using water-based ArF-immersion scanner. To bridge the gap between ArF-immersion and next generation lithography, which is not ready yet for production, Double Patterning Technology (DPT) has been evaluated and identified as a promising solution as it utilizes existing equipment and processes. Self Aligned Double Patterning (SADP) has the advantage of dense array definition without overlay issue and is hence useful for memory device; but its characteristic restricts the feasibility of two-dimensional circuit pattern definition on the other hand. This paper describes the ideas of 30nm node NAND FLASH cell circuit critical feature (pickup, gate, contact array) definition by decomposing the target patterns to SADP defined dense array in conjunction with cropping and/or periphery masks steps. The concerns and issues of cropping/periphery mask step process integration as well as SADP alignment algorithm are investigated, and the countermeasures with alternative process schemes and novel frame designs are presented. Finally, simulation prediction has shown that the capability of 30nm NAND FLASH critical features patterning with depth of focus equal to or above 0.15um is expected at each mask step by ArF-dry lithography.
© (2009) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yi-Shiang Chang, Meng-Feng Tsai, Chia-Chi Lin, Jun-Cheng Lai, "Pattern decomposition and process integration of self-aligned double patterning for 30nm node NAND FLASH process and beyond", Proc. SPIE 7274, Optical Microlithography XXII, 72743E (16 March 2009); doi: 10.1117/12.814000; https://doi.org/10.1117/12.814000


Double patterning technology



Semiconducting wafers

Electron beam lithography


Back to Top